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ABSTRACT This paper addresses the low-frequency noise characterization of Z2-FET structures. These
double-gated p-i-n diode devices have been fabricated at STMicroelectronics in an ultrathin body and
box (UTBB) 28-nm FDSOI technology and designed to operate as 1T-DRAM memory cells, although
other applications, as for example electro static discharge (ESD) protection, have been reported. The
experimentally extracted power spectral density of current reveals that the high-diode series resistance,
carrier number fluctuations due to oxide traps, and gate leakage current are the main noise contributors
at high-current regimes. These mechanisms are expected to contribute to the degradation of cell variability
and retention time. Higher flicker noise levels have been reported when increasing the vertical electric field.
A simple model considering the contribution of the main noise sources is proposed.
INDEX TERMS 1T-DRAM, noise measurement, p-i-n diodes, semiconductor device reliability, silicon on
insulator technology, Z2-FET.
I. INTRODUCTION
One of the best positioned alternatives to overcome the scal-
ing limitations of the One-Transistor, One-Capacitor (1T1C)
Dynamic Random Access Memory (DRAM) cells is the
one-transistor DRAM (1T-DRAM) structure [1]–[3]. Inside
this approach, a novel solution has been the implementa-
tion of the Z2-FET device as 1T-DRAM cell [4], [5]. The
Z2-FET structure is formed by a double-gated p-i-n diode
with four terminals: anode (A), cathode (K) and front/back
gates (FG/BG). The body is split into two different regions,
the one covered by the top-gate and adjacent to the anode (Ln),
and the ungated and unsilicide one (Lp) close to the cathode,
Figure 1.a. The memory operation is based on inducing high
vertical energy barriers through a complementary gate bias-
ing scheme (VFG > 0 V and VBG < 0 V ). These energy barri-
ers block the current flow in forward condition (VA > 0) and
the Z2-FET operates as a Shockley diode [6], Figure 1.b. Only
when the anode voltage (VA) is high enough to allow the carri-
ers to overcome the gate-induced energy barriers, VA > VON
(triggering voltage), the Z2-FET recovers the p-i-n diode
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behavior. As Figure 1.c shows, this bias condition (VON )
significantly depends on the front-gate voltage (VFG). The
memory operation is achieved shifting VON as a function
of the logical memory state by temporarily modifying the
amount of charge stored under the front gate. If VON remains
below the reading bias condition (VAR) the current level will
be high (‘1’-state), otherwise the current will present a low
level (‘0’-state) when VON > VAR. In comparison with other
1T-DRAM approaches [1]–[3], the Z2-FET operation is not
based on any degrading mechanism such as impact ionization
or band-to-band tunneling, expecting higher reliability.
The Z2-FET operation as memory cell has already been
modeled and exhaustively characterized in previous works
demonstrating promising results such as over 15Mb/mm2
integration density and potentially tens of ms retention
times [7]–[10]. Additionally, its performance inside a mem-
ory matrix has been satisfactorily evaluated [11] as well as
Electro Static Discharge protection [12]. However, it has been
reported that, compared to thicker gate oxide Z2-FETs [7],
thinning the insulator yields lower performance in terms of
retention time and stability of the logic states during hold-
ing [13]. Despite some works have assessed the scalabil-
ity and the fabrication process dependence on the memory
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FIGURE 1. 2-D Z2-FET structure in (a) equilibrium (same potential in all
terminals), p-i-n diode and (b) under normal memory operation inducing
a virtual n-p-n-p doping via gate-biasing (VFG > 0 V , VBG < 0 V and
VA = VK = 0 V ). (c) Experimental characterization of the anode current
as a function of the anode voltage for different front-gate bias conditions,
T = 300K. VON voltage associated with the steep slope increases with the
gate voltage. (d) Dimensions of the different devices tested in this work.
performance [14], the instability sources are still not entirely
determined and an in-depth study of the reliability of these
devices is desirable. Charge in the ‘1’-state can leak away
from the body either by recombination or by tunneling
through the gate oxide. On the other hand, carrier generated
by temperature or field-assisted mechanisms will compro-
mise the ‘0’-state. In many cases, these processes are assisted
by defects in the body or at the interface with the gate dielec-
tric. In this regard, in our search of the possible sources of
noise and variability, we have experimentally characterized,
for the first time, the low-frequency noise signature of scaled
Z2-FET devices at similar biasing conditions as when they
operate as memory cell.
The considered Z2-FET devices were fabricated in 28-nm
STMicroelectronics ultra-thin-body and BOX fully-depleted
silicon-on-insulator (UTBB FD-SOI) technology featuring a
high-k/metal gate stack [15] (physical dimensions depicted
in Figure 1.a). Specifically Metal Silicide/TiN/HfO2/SiO2
materials have been used to assemble a gate thickness
around 3.1 nm. The length and width of the evaluated devices
are illustrated in Figure 1.d. The low-frequency noise charac-
terization was carried out using a low-noise-current amplifier
connected to a software-based spectrum analyzer [16].
II. RESULTS AND DISCUSSION
Firstly, the noise characteristic of Z2-FET device is shown
in Figure 2 at different front-gate voltages: at weak vertical
electric field where the device works as a p-n diode and,
once the p-i-n diode behavior is recovered after overcoming
the virtual n-p-n-p induced energy barriers (strong lateral
FIGURE 2. (a) Current noise spectral densities as a function of anode
current for different front-gate biases at f = 10Hz . (b) Normalized noise
spectral density in the frequency domain for the same bias conditions as
in (a). The inset shows a zoom in frequency of the power density of the
noise without current normalization. Higher noise plateaus are observed
for higher anode current levels. T = 300K.
and vertical electric fields). Figure 2.a depicts the noise
power spectral density as a function of the anode current.
Curves almost follow a quadratic trend with the anode cur-
rent, SIA(f ) ∝ I2A , instead of the linear dependence expected
in regular diodes associated with shot noise contribution
(Sshot = 2qIA) [17]. This behavior, also reported in works
dealing with p-i-n and gated diodes [18], [19] and in tran-
sistors, is attributed to 1/f noise processes [17]. Note in
Figure 2.a that, when the energy barriers are built, there
are no intermediate current levels, only ‘0’ or ‘1’ states,
i.e., the current sharply jumps between the low and high
levels. In order to clarify the low-frequency noise origin,
Figure 2.b depicts the normalized noise power in frequency
domain. The spectral signature presents an unambiguous
1decade/1decade slope followed by a plateau, characteristics
associated with the flicker (1/f) and shot noise contributions,
respectively [20]–[22]. This latter contribution of the shot
noise has been corroborated in the inset of Figure 2.b, where
lower front gate voltages (weak energy barriers) imply higher
anode currents and thus an increase in the noise level.
The presence of flicker (1/f ) noise is attributed either
to fluctuations in the number of carriers due to trapping/
detrapping mechanisms [20], or due to variations in the
carrier mobility [22]. Additionally, it is noticeable in both
figures the existence of an increment of the noise power
for high vertical electric fields, even in normalized current
levels, demonstrating a gate voltage dependence of the noise
signature. To shed light on the noise components, Figure 3.a
depicts the normalized noise power spectral density as a func-
tion of the anode current for different gate biases. At weak
front-gate bias (black and red lines), the normalized noise
spectral density presents a drop with the anode current (below
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FIGURE 3. Normalized power spectral densities of noise: (a) as a function of IA (anode voltage sweeps at constant VFG)
and (b) as a function of the front-gate voltage at VA = 1.2V and f = 10Hz . (c) Anode and gate currents evolution with the
time for two different high gate biases where trapping and detrapping event are discernible in both cases. The gate
current increases with the gate voltage. (d) Normalized power noise spectral density as a function of the frequency for
two different gate voltages and temperatures. Temperature increases the low frequency noise according to
trapping-detrapping mechanisms.
Ia < 10µA). This almost linear inverse dependence of the
noise in the channel current is usually attributed to the carrier
mobility fluctuations observed in bulk devices, as diodes
or BJT transistors [22]. However, at high current regime
(Ia > 10µA), where the series resistance (RS ) of the diode
limits the effective anode voltage dropping on the Z2-FET,
hence its current, a noticeable increment of the noise is
observed. The increasing noise level as a function of the
current suggests that the series resistance, which contributes
with a flicker (1/f ) noise component [23]–[25], becomes
more significant than the intrinsic resistance contribution
(decreasing with the higher anode current) [25]. Regarding
the vertical electric field dependence, note that the noise
power density increases with VFG at high current regimes,
suggesting additional noise mechanisms. This statement can
be clarified through the analysis of the noise signature with
variable front-gate bias as Figure 3.b shows. For the sake
of simplicity, a static high anode voltage has been selected
(VA = 1.2V ) to maintain the device in ‘1’-state regardless
of the applied vertical field (VFG). As observed, the noise
level remains constant at weak vertical electric field (VFG <
0.5V in this particular case) while the device is operating
without high-energy barriers, indicating that there is no noise
dependence with VFG in this regime. However, at higher
gate voltages (VFG > 0.5V ) the noise rises in agreement
with the 1/f noise excess observed in Figure 2.b. Analysis
of the time signature of the anode and gate currents for
low and high gate voltages, Figure 3.c, shows both a sig-
nificant gate leakage current increase (also observed in the
inset of Figure 3.b) exhibiting several current levels (Random
Telegraph Signals) and a higher number of fluctuations in the
anode current for the highest gate voltage. This front-gate
bias dependence suggests surface noise components as the
trapping-detrapping events due to interface and oxide traps
(usually reported with Lorentzian features and also treated
as Generation-Recombination noise) and the contribution of
the gate-current noise as additional noise mechanisms at
high vertical electric fields [24]. Moreover, measurements at
higher temperature (360K) were conducted, Figure 3.d. The
noise excess observed at higher temperature (red symbols)
can be explained by the temperature dependence on the trap
activation (more trapping and detrapping events are expected
at high temperature) and the higher gate current experimented
in the device (not shown). Since the retention time of this
thin-oxide device is limited by the fall of the ‘1’-state (loss of
the stored charge) during the holding operation (high vertical
electric field and low anode bias) [13], these gate tunneling
and trapping/detrapping events at the interface are the main
responsible of the retention disturbance. These results are in
agreement with the higher gate tunneling levels measured in
wider devices (not shown) and shorter retention times [13].
In order to isolate the noise contributions and to determine
how the device scaling affects its reliability, Figure 4 extends
these considerations to devices featuring different lengths
and widths (summarized in Figure 1.d). Figure 4.a reinforces
the idea that the devices are mainly affected by large series
diode resistance (when the vertical electric field is low): the
noise follows the characteristic monotonic slope attributed
to a large RS [23], [24], [26] and higher noise levels are
observed for narrower devices [27] since RS ∝ 1/W . On the
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FIGURE 4. Normalized current noise spectral densities as a function of
anode current for devices featuring different intrinsic region lengths at
(a) VFG = 0 V and (b) VFG = 1 V . Frequency f = 10Hz . T = 300K.
FIGURE 5. Normalized current noise spectral density as a function of:
(a) the frequency for devices with different dimensions, (b) the anode
current for devices with different gate lengths at frequency f = 10 Hz .
T = 300K.
other hand, Figure 4.b corroborates that increasing the front-
gate voltage, higher noise levels are observed due to the
contribution of interface and gate oxide traps and the higher
gate leakage current. Note that, to make more effective this
comparison only results above VON are presented since no
intermediate values are measurable for the case of Figure 4.b
(high vertical electric field). At this point, we cannot neglect
that the higher VFG increases the intrinsic resistance (Rin)
of the device and consequently the noise level due to the
formation of the barriers and the reduction of carrier density
through diffusion. It is worth noting that the noise levels
at VFG = 1V are one order of magnitude higher, which
should be attributed to the simultaneous contribution of sur-
face noise mechanisms and the increase of the intrinsic resis-
tance. Figure 5.a shows the normalized noise spectral density
under bias conditions where all the noise contributions take
place. The flicker noise component increases according to
the diode series and intrinsic resistances enlargement due to
width reduction and length increase, respectively. Note that
the dimension ratio c = L/W , expected to be proportional
to the total diode resistance [27], is shown corroborating
the resistances increase. Indeed, higher VON , ION and mem-
ory window variability, and ‘0’-state degradation have been
demonstrated in [13] for narrower devices at high anode
voltages, corresponding with this noise excess. Additionally,
a noticeable hump (around f = 103Hz) conforming a 1/f 2
trend in Device G suggests that this device is affected by a
single trap (Random Telegraph Noise) for this specific bias
condition, explained by the reduced dimensions of this device
and corroborating the surface noise mechanisms.
Regarding the gate length of the devices, Figure 5.b shows
the normalized spectral density of the noise for devices with
the same width and different gated region lengths at high VA.
As observed, the shorter the device length, the lower the
spectral noise level. This observed noise drop is due to the
reduction of gate dimensions which implies a Rin reduction,
a decrease of active interface and oxide traps and lower gate
leakage currents [24]. This fact highlights the need to scale
properly the device dimensions in order to mitigate the noise
contributions which disturb the memory operation.
According to the previous analysis and assuming that the
noise sources are not correlated, the anode current fluctu-
ations of the Z2-FET can be modeled as the sum of the
















where the flicker noise corresponding to the mobility fluctu-
ations is modeled [22], [25] as
αinR2in
fNinR2t
, while the flicker noise
contribution of the series resistance reads as [23], [25], [28]
αsR2S
fNSR2t
, where Rin and RS are the intrinsic body and series
resistances, respectively, and Rt their joint contribution [25]
(RS + Rin). Nin and NS are the effective charge number of
carriers and αin and αS are the Hooge constants. The term
4KT/Rt models the thermal noise of the resistances, 2q/I
the normalized contribution of the shot noise associated with
carrier injection through the p− n junctions [17] and S1/f
I2
the
contribution of the surface noise mechanisms which follows
a 1/f trend in frequency domain [20], [26], [29]. This latter
contribution can be seen as the sum of the fluctuation in the
number of carriers (trapping and detrapping) at the interface
and oxide gate traps and an additional term regarding the
gate leakage noise contribution [24], as the previous analyses
of Figure 3.c and 3.d have suggested. Therefore, the surface
noise contribution can be modeled as S1/f = Strap + α2D Sig,
where the first term is related to the carrier number fluctu-
ations (trapping/detrapping phenomena in oxide traps) and
the second one to the gate leakage current. The noise spectral
density of the fluctuation in number of carriers due tomultiple









1+ (2π f τi)2
(2)
where the current noise spectral density follows a 1/f trend
when several traps are energetically activated with differ-
ent characteristic times τ . This noise power spectral density
depends on the gate bias and the temperature as it was shown
in Figure 3. In case of single actived trap, as the case of
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Device G in Figure 5.a, the noise level follows a 1/f 2 trend.
On the other hand, the anode noise excess due to the gate leak-




where αD is gate-partitioning
coefficients, and Sig the gate-current noise spectral density at
constant anode voltage [24].
III. CONCLUSIONS
In this work, the low-frequency noise characterization of
Z2-FET devices has been carried out for the first time. The
noise power presents a 1/f trend which depends on the bias
and temperature conditions. The analysis suggests that the
increase of the diode series resistance is the main contributor
to the noise at high anode current and low vertical field. This
noise is increased by the down-scaling of the device width.
When high vertical fields are applied, there is an additional
surface noise component due to the contribution of trapping
events and the gate leakage current, demonstrating an excess
noise at high temperature. The trapping events are observed in
the time signature of the anode and gate currents suggesting
trap assisted tunneling as the gate leakage mechanism. These
effects can be responsible for the lower retention time doc-
umented in thin gate oxide Z2-FET memory cells. A simple
model taking into account the different noise contributions
has been proposed. Finally, we can conclude that the down-
scaling of the length dimension of the devices contributes
to mitigate the noise of Z2-FET as it reduces the intrinsic
resistance of the diode and the gate leakage current.
ACKNOWLEDGMENT
The work of C. Marquez was supported in part by Jose
Castillejo CAS18/00460 Grant.
REFERENCES
[1] S. Okhonin, M. Nagoga, J. M. Sallese, and P. Fazan, ‘‘A capacitor-less
1T-DRAM cell,’’ IEEE Electron Device Lett., vol. 23, no. 2, pp. 85–87,
Feb. 2002. doi: 10.1109/55.981314.
[2] N. Rodríguez, S. Cristoloveanu, and F. Gámiz, ‘‘New concepts for
IT-DRAMs: Overcoming the scaling limits,’’ in Proc. Int. Semiconduc-
tor Conf. (CAS), Sinaia, Romania, Oct. 2011, pp. 11–14. doi: 10.1109/
SMICND.2011.6095698.
[3] M. Bawedin, S. Cristoloveanu, and D. Flandre, ‘‘Novel capacitor-less
1T-DRAM using MSD effect,’’ in Proc. IEEE Int. SOI Conf., Oct. 2006,
pp. 109–110. doi: 10.1109/SOI.2006.284458.
[4] A. Z. Badwan, Z. Chbili, Y. Yang, A. A. Salman, Q. Li, and
D. E. Ioannou, ‘‘SOI field-effect diodeDRAMcell: Design and operation,’’
IEEE Electron Device Lett., vol. 34, no. 8, pp. 1002–1004, Aug. 2013.
doi: 10.1109/LED.2013.2265552.
[5] J. Wan, C. Le Royer, A. Zaslavsky, and S. Cristoloveanu, ‘‘A com-
pact capacitor-less high-speed DRAM using field effect-controlled charge
regeneration,’’ IEEE Electron Device Lett., vol. 33, no. 2, pp. 179–181,
Feb. 2012. doi: 10.1109/LED.2011.2176908.
[6] W. H. Schroen, ‘‘Characteristics of a high-current, high-voltage shockley
diode,’’ IEEE Trans. Electron Devices, vol. ED-17, no. 9, pp. 694–705,
Sep. 1970. doi: 10.1109/T-ED.1970.17060.
[7] S. Cristoloveanu et al., ‘‘A review of the Z2-FET 1T-DRAM mem-
ory: Operation mechanisms and key parameters,’’ Solid-State Electron.,
vol. 143, pp. 10–19, May 2018. doi: 10.1016/j.sse.2017.11.012.
[8] C. Navarro et al., ‘‘Z2-FET as capacitor-less eDRAM cell for high-
density integration,’’ IEEE Trans. Electron Devices, vol. 64, no. 12,
pp. 4904–4909, Dec. 2017. doi: 10.1109/TED.2017.2759308.
[9] C. Navarro et al., ‘‘Extended analysis of the Z2-FET: Operation as
capacitorless eDRAM,’’ IEEE Trans. Electron Devices, vol. 64, no. 11,
pp. 4486–4491, Nov. 2017. doi: 10.1109/TED.2017.2751141.
[10] M. Duan et al., ‘‘2D-TCAD simulation on retention time of Z2FET
for DRAM application,’’ in Proc. Int. Conf. Simulation Semiconductor
Processes Devices (SISPAD), Sep. 2017, pp. 325–328. doi: 10.23919/
SISPAD.2017.8085330.
[11] S. Navarro et al., ‘‘Experimental demonstration of operational Z2-FET
memory matrix,’’ IEEE Electron Device Lett., vol. 39, no. 5, pp. 660–663,
May 2018. doi: 10.1109/LED.2018.2819801.
[12] Y. Solaro et al., ‘‘Z2-FET: A promising FDSOI device for ESD
protection,’’ Solid-State Electron., vol. 97, pp. 23–29, Jul. 2014.
doi: 10.1016/j.sse.2014.04.032.
[13] S. Navarro et al., ‘‘Evaluation of thin-oxide Z2-FET DRAM cell,’’
in Proc. Joint Int. EUROSOI Workshop Int. Conf. Ultimate Integr. Silicon
(EUROSOI-ULIS), Mar. 2018, pp. 1–4. doi: 10.1109/ULIS.2018.8354342.
[14] M. Duan, F. Adamu-Lema, C. Navarro, F. Gamiz, and A. Asenov,
‘‘Simulation study on Z2FET scalability, process optimization and their
impact on performance,’’ in Proc. Joint Int. EUROSOI Workshop Int.
Conf. Ultimate Integr. Silicon (EUROSOI-ULIS), Mar. 2018, pp. 1–4.
doi: 10.1109/ULIS.2018.8354340.
[15] N. Planes et al., ‘‘28nm FDSOI technology platform for high-speed
low-voltage digital applications,’’ in Proc. Symp. VLSI Technol. (VLSIT),
Jun. 2012, pp. 133–134. doi: 10.1109/VLSIT.2012.6242497.
[16] J. A. Chroboczek, ‘‘Automatic, wafer-level, low frequency noise mea-
surements for the interface slow trap density evaluation,’’ in Proc. Int.
Conf. Microelectron. Test Struct., Mar. 2003, pp. 95–98. doi: 10.1109/
ICMTS.2003.1197409.
[17] A. van der Ziel, ‘‘Unified presentation of 1/F noise in electron devices:
Fundamental 1/F noise sources,’’ Proc. IEEE, vol. 76, no. 3, pp. 233–258,
1988. doi: 10.1109/5.4401.
[18] L. Dobrzanski andW. Strupinski, ‘‘On charge transport and low-frequency
noise in the GaN p-i-n diode,’’ IEEE J. Quantum Electron., vol. 43, no. 2,
pp. 188–195, Feb. 2007. doi: 10.1109/JQE.2006.889052.
[19] F.-C. Hou, G. Bosman, E. Simoen, J. Vanhellemont, and C. Claeys,
‘‘Bulk defect induced low-frequency noise in n+-p silicon diodes,’’ IEEE
Trans. Electron Devices, vol. 45, no. 12, pp. 2528–2536, Dec. 1998.
doi: 10.1109/16.735731.
[20] A. L.McWhorter, ‘‘1/f noise and germanium surface properties,’’ Semicon-
ductor Surface Physics, R. Kingston, Ed. Philadelphia, PA, USA: Univ. of
Pennsylvania Press, 1957.
[21] J. B. Johnson, ‘‘Thermal agitation of electricity in conductors,’’ Phys. Rev.
J. Arch., vol. 32, no. 1, pp. 97–109, Jul. 1928. doi: 10.1103/PhysRev.32.97.
[22] F. N. Hooge, ‘‘1/f noise,’’ Phys. B+C, vol. 83, no. 1, pp. 14–23,
1976. [Online]. Available: http://www.sciencedirect.com/science/article/
pii/0378436376900899
[23] X. Li and L. K. J. Vandamme, ‘‘An explanation of 1/f noise in LDD
MOSFETs from the ohmic region to saturation,’’ Solid-State Elec-
tron., vol. 36, no. 11, pp. 1515–1521, Nov. 1993. [Online]. Available:
http://linkinghub.elsevier.com/retrieve/pii/003811019390022I
[24] T. Contaret, K. Romanjek, T. Boutchacha, G. Ghibaudo, and F. Bœuf,
‘‘Low frequency noise characterization and modelling in ultrathin oxide
MOSFETs,’’ Solid-State Electron., vol. 50, no. 1, pp. 63–68, 2006.
[25] S. L. Rumyantsev et al., ‘‘On the low frequency noise mechanisms in
GaN/AlGaNHFETs,’’ Semicond. Sci. Technol., vol. 18, no. 6, pp. 589–593,
2003.
[26] F. Balestra, G. Ghibaudo, and J. Jomaah, ‘‘Modeling of low-frequency
noise in advanced CMOS devices,’’ Int. J. Numer. Model., Elec-
tron. Netw., Devices Fields, vol. 28, no. 6, pp. 613–627, Nov. 2015.
doi: 10.1002/jnm.2052.
[27] D. K. Schroder, Semiconductor Material and Device Characterization,
3rd ed. Hoboken, NJ, USA: Wiley, 2005. doi: 10.1002/0471749095.
[28] D. Y. Jeon, S. J. Park, M. Mouis, S. Barraud, G. T. Kim, and G. Ghibaudo,
‘‘Low-frequency noise behavior of junctionless transistors compared to
inversion-mode transistors,’’ Solid-State Electron., vol. 81, pp. 101–104,
Mar. 2013. doi: 10.1016/j.sse.2012.12.003.
[29] J. Jomaah, F. Balestra, and G. Ghibaudo, ‘‘Low frequency noise in
advanced Si bulk and SOI MOSFETs,’’ J. Telecommun. Inf. Technol.,
vol. 1, no. 1, pp. 24–32, 2005.
[30] C. M. Van Vliet, ‘‘Macroscopic and microscopic methods for noise in
devices,’’ IEEE Trans. Electron Devices, vol. 41, no. 11, pp. 1902–1915,
Nov. 1994. [Online]. Available: http://ieeexplore.ieee.org/document/
333806/
VOLUME 7, 2019 42555
C. Marquez et al.: On the Low-Frequency Noise Characterization of Z2-FET Devices
CARLOS MARQUEZ received the M.Sc. degree
in telecommunication engineering, the M.S.
degree in electrical engineering, and the Ph.D.
degree in electronics from the University of
Granada, Granada, Spain, in 2012, 2014, and 2017,
respectively.
He has authored or co-authored more than
15 peer-reviewed international journal articles,
three book chapters, and 12 conference proceed-
ings. His research interests include the electri-
cal characterization of semiconductor devices, MOSFET front-end-of the
line (FEOL) reliability, one-transistor dynamic-random-access-memory
cells (1T-DRAM), and two dimensional (2D) materials.
CARLOS NAVARRO received the Ph.D. degree
in electrical engineering from the University
of Granada, Granada, Spain, in 2014, and the
Ph.D. degree from the Institute of Microelectron-
ics, Electromagnetism and Photonics, Grenoble,
France, in 2015.
He is currently a Postdoctoral Researcher with
the University of Granada. He has authored or co-
authored more than 70 journal articles and confer-
ence abstracts. His research interests include SOI
devices and capacitor-less memory cells.
SANTIAGO NAVARRO was born in Granada,
Spain, in 1984. He received the B.Sc. degree
from the University of Granada, in 2011, and
the M.Sc. degree from the University of Seville,
in 2013. He is currently pursuing the Ph.D. degree
in electronics engineering with the University of
Granada.
His research interests include SOI devices and
1T-DRAM cells.
JOSE L. PADILLA received the Ph.D. degree in
physics from the University of Granada, Spain,
in 2012. He was a Postdoctoral Fellow of the
Nanoelectronic Devices Laboratory, École Poly-
technique Fédérale de Lausanne, Switzerland,
from 2013 to 2015 and a Fellow of theMarie Curie
Program from 2015 to 2017. Since 2018, he has
been an Associate Professor with the University of
Granada.
LUCA DONETTI received the M.Sc. degree in
physics from theUniversity of Parma, Parma, Italy,
in 1998, and the Ph.D. degree in physics from the
Università degli Studi di Milano, Milano, Italy,
in 2002.
Since 2005, he has been with the Department
of Electronics, Faculty of Sciences, University of
Granada, Granada, Spain. His current research
interests include the simulation of electron and
hole transport properties in nanoscale electronic
devices, including SOI and multi-gate devices. In particular, the focus has
been on carrier band-structure effects, including simple non-parabolicity
models, kpHamiltonians up to ab-initio calculations, and on quantum effects.
CARLOS SAMPEDRO received the Ph.D. degree
from the University of Granada, Granada, Spain,
in 2006.
Since 2011, he has been an Associate Professor
with the Nanoelectronics Research Group, Uni-
versity of Granada. His current research interests
include advanced numerical simulation and the
modeling of ultimate scaled multigate, advanced
silicon-on-insulator, and nonconventional devices.
PHILIPPE GALY born in 1965. He received the
Ph.D. degree from the University of Bordeaux,
France, in 1994.
He has authored or co-authored over 120 pub-
lications, 3 books, and 117 patents portfolios.
He serves in several technical program com-
mittees. He is a H.D.R. (academic research
supervisor) with LAAS, CNRS, University of
Toulouse, in 2005, and an Associate Professor
with Sherbrooke University. He joined STMicro-
electronics, in 2005, where he was involved in ESD and new solutions
for device to SOC level in advanced CMOS and mature technologies
(Bulk/FDSOI/planar and 3D). He develops tooling concepts for robust IP
integration and supervises its developments till production. Moreover, his
main research and Development topics are on SCR, T2, TFET, BIMOS
transistor, beta-structure, and other innovative devices for emerging neu-
romorphic and Qubit applications. Based on these topics, he supervises
15 Ph.D. students. He was already involved in the National and Euro-
pean Projects: Examples: Fr. Nano 2017-22/Eu. ROBIN/REMINDER/
Neuram3). Also, he joined the QuEng CDP Group, in Grenoble. He is
a Reviewer of many symposiums and journals (e.g., ESREF/ESSDERC/
ICICDT/EUROSOI/CAS/VLSI IEEE TED/TON/SSE).
YONG-TAE KIM received the Ph.D. degree from
KAIST.
He holds 61 patents. He has published 295
papers related to emerging memory and com-
pound semiconductor devices. He has served as
the General Director of the National Research
and Development Program with the Ministry of
Industry for the commercialization of nano process
and materials. Since 1982, he has been with the
Semiconductor Materials and Device Laboratory,
KAIST/KIST. He has been a Principal Scientist, an Outstanding Scientist,
and a Professor of Korea University and Hanyang University, since 1982.
FRANCISCO GAMIZ received the B.S. degree
(Hons.) in physics and the Ph.D. degree (Hons.)
from the University of Granada, in 1991 and 1994,
respectively.
Since 2005, he has been a Full Professor of
electronics with Nanoelectronics and Graphene
Research Labs, University of Granada, where he
has been the Head, since 2008. He has co-authored
more than 350 refereed papers inmajor journal and
international conference proceedings, and several
book chapters. He is a co-holder of several international patents related to
multi-body 1T-DRAM.
42556 VOLUME 7, 2019
